DS18B20
17 of 22
data from the DS18B20 is valid for 15祍 after the falling edge that initiated the read time slot. Therefore,
the master must release the bus and then sample the bus state within 15祍 from the start of the slot.
Figure 15 illustrates that the sum of T
INIT
, T
RC
, and T
SAMPLE
must be less than 15?/SPAN>s for a read time slot.
Figure 16 shows that system timing margin is maximized by keeping T
INIT
and T
RC
as short as possible
and by locating the master sample time during read time slots towards the end of the 15祍 period.
Figure 15. Detailed Master Read 1 Timing
Figure 16. Recommended Master Read 1 Timing
RELATED APPLICATION NOTES
The following application notes can be applied to the DS18B20 and are available on our website at
www.maxim-ic.com
.
Application Note 27: Understanding and Using Cyclic Redundancy Checks with Maxim i
Button Products
Application Note 122: Using Dallas' 1-Wire ICs in 1-Cell Li-Ion Battery Packs with Low-Side N-Channel
Safety FETs Master
Application Note 126: 1-Wire Communication Through Software
Application Note 162: Interfacing the DS18x20/DS1822 1-Wire Temperature Sensor in a Microcontroller
Environment
Application Note 208: Curve Fitting the Error of a Bandgap-Based Digital Temperature Sensor
Application Note 2420: 1-Wire Communication with a Microchip PICmicro Microcontroller
Application Note 3754: Single-Wire Serial Bus Carries Isolated Power and Data
Sample 1-Wire subroutines that can be used in conjunction with Application Note 74: Reading and
Writing i
Buttons via Serial Interfaces can be downloaded from the Maxim website.
V
PU
GND
1-WIRE BUS
15?/SPAN>s
VIH of Master
T
RC
T
INT
> 1?/SPAN>s
Master samples
LINE TYPE LEGEND
Bus master pulling low
Resistor pullup
V
PU
GND
1-WIRE BUS
15?/SPAN>s
VIH of Master
T
RC
=
T
INT
=
small
Master samples